

REMARKS

Applicant has amended the present application, which is a national stage application of an international application, to indicate priority claimed, to remove multiple dependencies and to conform the application to proper U.S. practice. It is believed that this application is now in condition for examination. Examination of the claims and early passage to allowance is earnestly solicited.

July 11, 2005

Date

WARE, FRESSOLA, VAN DER SLUYS
& ADOLPHSON LLP
755 Main Street, P.O. Box 224
Monroe, CT 06468-0224

Respectfully submitted,



James A. Retter

Registration No. 41,266

tel: (203) 261-1234

Cust. No.: 004955

Semiconductor component with a praseodymium oxide dielectric

Cross Reference to Related Applications

5 This application is for entry into the U.S. national phase under §371 for International Application No. PCT/EP03/10625 having an international filing date of Sept. 24, 2003, and from which priority is claimed under all applicable sections of Title 35 of the United States Code including, but not limited to, Sections 120, 363 and 365(c), and which in turn claims priority under 35 USC §119 to German Patent Application No. 102 45 590.2-33 filed on Sept. 26, 2002.

Technical Field

10 The invention concerns a semiconductor component with a silicon-bearing layer and a praseodymium oxide layer. The invention further concerns a process for the production of such an electronic component.

Background Art

15 Pr_2O_3 layers on Si(001) substrates, because of their comparatively high dielectric constant ($k \approx 30$), are particularly suitable for replacing the traditional gate-dielectric material SiO_2 in sub-0.1 μm CMOS technology. It is however generally assumed that an ultra-thin SiO_2 layer is necessary between the Si substrate and an alternative dielectric material in order to match bondings and charges to each other and to reduce mechanical stresses and in that way to achieve a high level of charge carrier mobility.

20 As the following consideration shows, such a thin SiO_2 intermediate layer reduces the dielectric effectiveness of the substitute material. If we assume that the thickness $t_{\text{high},k}$ of the alternative dielectric is to afford the same capacitance as an SiO_2 layer of the equivalent thickness t_{eq} , that gives:

$$25 \quad t_{\text{high},k} = (k_{\text{high},k} / k_{\text{SiO}_2}) t_{\text{eq}}, \quad (1)$$

wherein k_{SiO_2} is the dielectric constant of the SiO_2 . As the SiO_2 intermediate layer represents a second capacitance C_{SiO_2} connected in

series with the alternative dielectric, the resulting capacitance can be calculated as follow:

$$1/C_{res} = 1/C_{high-k} + 1/C_{SiO_2}, \quad (2)$$

wherein C_{high-k} is the capacitance of the dielectric layer. Using (1), that then gives the following for the equivalent thickness of the layer system t_{eq}^s , comprising a thin SiO_2 layer t_{SiO_2} and the dielectric layer t_{high-k} ,

$$t_{eq}^s = t_{SiO_2} + (k_{SiO_2} / k_{high-k})t_{high-k}, \quad (3)$$

It follows directly from (3) that the minimum attainable equivalent oxide thickness t_{eq}^s can never be less than the thickness t_{SiO_2} of the SiO_2 layer. This therefore jeopardizes the increase in capacitance which is sought to be achieved with the use of a material with a high dielectric constant.

While a very high capacitance in respect of the layer, in the case of extremely slight leakage currents, is essential for use of the material in dynamic RAMs (DRAMs), a very high interface quality and charge carrier mobility in the channel are crucial for use of the material in MOSFETs.

Disclosure of the Invention

The technical object of the present invention is to provide a semiconductor component of the kind set forth in the opening part of this specification, with a sufficiently high capacitance and charge carrier mobility, even with particularly small dimensions. A further object of the invention is to provide a process for the production of such a component.

In regard to the semiconductor component that object is attained by a semiconductor component having a silicon-bearing layer and a praseodymium oxide layer, wherein arranged between the silicon layer and the praseodymium oxide layer is a mixed oxide layer containing silicon, praseodymium and oxygen, which is of a layer thickness of less than 5 nanometers.

The invention is based on the realization that a mixed oxide containing silicon, praseodymium and oxygen is suitable for combining the advantageous properties of the hitherto usual $SiO_2/Si(001)$ interface with

those of the alternative dielectric praseodymium oxide (for example in the form of Pr_2O_3).

The mixed oxide which hereinafter is also referred to praseodymium silicate has a greater dielectric constant in comparison with silicon oxide. On the assumption that the mixed oxide layer is of the same thickness as an otherwise necessary silicon oxide intermediate layer between the silicon-bearing substrate and the praseodymium oxide, the minimum attainable equivalent oxide is reduced, in accordance with equation (3), by a factor which corresponds to the ratio of the dielectric constants of praseodymium silicate and silicon oxide.

The mixed oxide layer affords a high level of charge carrier mobility in the component according to the invention in accordance with the present state of knowledge by virtue of the fact that there are Si-O bonds and no Si-Pr bonds at the interface relative to the silicon-bearing layer. The Si-O bonds afford electrical properties as are known from the $\text{SiO}_2/\text{Si}(001)$ interface.

Accordingly by means of the mixed oxide layer according to the invention it is possible to guarantee on the one hand a very high level of interface quality and on the other hand a sufficiently high capacitance. A transition from the silicon-bearing substrate to the dielectric is achieved, which has all the required properties.

In accordance with the foregoing, the thickness of the mixed oxide layer influences the capacitance of a capacitor structure which includes the silicon-bearing layer and the praseodymium oxide layer in a semiconductor component according to the invention. According to the invention the layer thickness is at a maximum 5 nm. The higher the value of the capacitance that is sought to be achieved for a component according to the invention, the correspondingly smaller should be the selected layer thickness of the mixed oxide layer.

Therefore in most cases small mixed oxide layer thicknesses are preferred. In an embodiment of the invention the mixed oxide layer involves a layer thickness of a maximum of 3 nm.

In an embodiment of the invention which is particularly preferred at the present time the mixed oxide layer is a pseudo-binary, non-stoichiometric alloy of the type $(\text{Pr}_2\text{O}_3)_x(\text{SiO}_2)_{1-x}$ or a silicate of that type.

5 The value of x has been found to be dependent inter alia on the layer thickness. In other words, in the case of components involving different thicknesses for the mixed oxide layer, the coefficients x differ. The coefficient x increases with the layer thickness. A detailed analysis of the composition of the mixed oxide, characterized by x , has revealed that the value x increases from 0.3 to 1 with thickness, in the layer thickness
10 range up to 3 nm.

In a further embodiment of the invention the coefficient x increases between the silicon-bearing layer and the praseodymium oxide layer. In this embodiment the coefficient x increases within the mixed oxide layer.

15 In a preferred embodiment the silicon-bearing layer comprises doped or undoped silicon. It is however also possible to provide a doped or undoped silicon-germanium alloy in the silicon-bearing layer. When silicon-germanium alloy is used, nitrogen can additionally be incorporated into the silicon-bearing layer to achieve a high-quality interface.

20 In that case the silicon-bearing layer at the interface to the mixed oxide layer preferably involves a (001) orientation. A particularly high level of interface quality is achieved in that way.

25 The component according to the invention can preferably be in particular in the form of an MOSFET (metal oxide semiconductor field effect transistor) or in the form of a memory component in a RAM unit (random access memory) like a dynamic ROM (DROM).

30 In regard to the process aspect the object of the invention is attained by a production process for an electronic component with a step of depositing a praseodymium oxide layer on a silicon-bearing layer, wherein prior to said deposit step a step of depositing a mixed oxide layer containing silicon, praseodymium and oxygen is effected at a substrate temperature of less than 700°C.

The process according to the invention is based on the realization that the underlying object thereof is to be attained if it is possible for the alternative dielectric material praseodymium oxide Pr_2O_3 to be so grown on $\text{Si}(001)$ that no SiO_2 intermediate layer occurs and also such a layer is not necessary to achieve a sufficiently high level of charge carrier mobility.

That is achieved by a mixed oxide layer being grown on the silicon-bearing layer. That mixed oxide layer contains silicon, praseodymium and oxygen.

It is of great significance in terms of the interface quality and thus the charge carrier mobility that no silicides are formed in the semiconductor component according to the invention at the interface to the substrate. Here use is inventively made of the fact that, in the temperature range up to 800°C , praseodymium ions are subjected to repulsion forces at the surface of the silicon-bearing substrate material so that Si-O bonds and not Si-Pr bonds occur there. In other words, no silicides are formed at the interface to the substrate. The Si-O bonds which are produced instead at the interface afford particularly good electrical properties as are known from the $\text{SiO}_2/\text{Si}(001)$ interface.

Accordingly, a chemically reactive interface exists, comprising an Si-Pr mixed oxide of the form $(\text{Pr}_2\text{O}_3)_x(\text{SiO}_2)_{1-x}$, which is typically of a non-stoichiometric composition.

The upper temperature limit of 700°C which is predetermined in accordance with the invention prevents decomposition of structure elements of the component produced, in particular the mixed oxide layer itself.

Preferably the steps of depositing a mixed oxide layer and depositing a praseodymium oxide layer are effected in the form of deposition out of the gaseous phase. Particularly controlled growth of the layers is achieved in that way.

The above-mentioned deposit steps can be effected by means of molecular beam deposition (molecular beam epitaxy or MBE) or by means of chemical vapor deposition or CVD.

5 In a particularly preferred embodiment of the process according to the invention the step of depositing the mixed oxide layer is effected in an oxygen-bearing gas atmosphere. As will be described in greater detail hereinafter with reference to Figure 1, it has been found that the presence of oxygen in the gas atmosphere of the growth chamber is of great significance in regard to controlling the layer composition. Thus
10 particularly when there is a lack of oxygen, silicon monoxide SiO is produced instead of silicon dioxide SiO₂. The provision of oxygen makes it possible to control the composition, that is to say the stoichiometry coefficient x of the silicate (Pr₂O₃)_x(SiO₂)_{1-x}. A provision of oxygen is of great importance for the production of the Si-O bonds in the region of the
15 interface by virtue of the high reactivity of silicon from the silicon-bearing layer and oxygen.

An oxygen-bearing gas atmosphere is also advantageous for deposit of the praseodymium oxide layer.

20 Preferably a material which contains praseodymium oxide in the form of Pr₆O₁₁ or which even completely consist thereof is used as a starting material for the step of depositing the mixed oxide layer. The reduction of praseodymium oxide Pr₆O₁₁ in the growth chamber provides for an oxygen partial pressure with which the layer growth takes place in the desired manner. In this embodiment the oxygen content of the gas
25 atmosphere can be controlled by means of the temperature.

30 Preferably the step of depositing the mixed oxide layer is effected at a substrate temperature of less than 680°C, in particular between 600°C and 650°C. Particularly when using Pr₆O₁₁ as starting material, it is possible in that temperature range to guarantee sufficient provision of oxygen which leads to the formation of the mixed oxide (Pr₂O₃)_x(SiO₂)_{1-x}.

Brief Description of the Drawings

The invention is described in greater detail hereinafter with reference to two Figures of drawings in which:

5 Figure 1 shows a ternary phase diagram for the praseodymium-oxygen-silicon system, and

Figure 2 shows an embodiment of the semiconductor component according to the invention.

Detailed Description of the Invention

10 Figure 1 shows a ternary phase diagram for the praseodymium-oxygen-silicon system. That phase diagram was experimentally ascertained in the context of research work in connection with the present invention.

15 The phase diagram has three co-ordinate axes 10, 12 and 14 arranged in the form of an equilateral triangle. The elements praseodymium, oxygen and silicon are associated with the corner points of the equilateral triangle. The concentration of those elements corresponds there to the value 1. The concentration of the respective element falls along the sides of the triangle, to the value zero.

20 Silicon monoxide SiO is present with a silicon content 0.5. That point of the phase diagram is identified by reference numeral 16. Silicon dioxide SiO₂ is present with a silicon content of 0.33. That point of the phase diagram is identified by reference numeral 18. Along the co-ordinate axis 14 the phase contains exclusively praseodymium and oxygen and no silicon. The Figure also shows the point 20 at which
25 praseodymium oxide is present in the form Pr₂O₃.

Various experimentally ascertained phases of the mixed oxide are illustrated within the triangle formed by the three co-ordinate axes 10, 12 and 14, in the form of squares. The experimental values were ascertained by means of photoelectron spectroscopy on the basis of samples grown in
30 the temperature range of between 600 and 650°C. To ascertain their composition the samples were excited with synchrotron radiation and the

energy of the electrons emanating from the sample is recorded and analyzed. It is found that the samples ascertained, depending on the respective oxygen content involved, are on a quasi-binary section line 22 representing a mixed phase of praseodymium oxide Pr_2O_3 and silicon monoxide SiO , or on a quasi-binary straight section line 24 representing a mixed phase of praseodymium oxide Pr_2O_3 and silicon dioxide SiO_2 . At a point 25 at which the section line 24 intersects the median perpendicular, leading from the apex to the base, of the triangular phase diagram a $(\text{Pr}_2\text{O}_3)_x(\text{SiO}_2)_{1-x}$ thortveitite structure was ascertained. At that point 25 of the phase diagram the proportion of silicon and praseodymium in the mixed oxide are equal.

The phase diagram in Figure 1 accordingly shows that it has been possible to produce a praseodymium silicate or a pseudo-binary, non-stoichiometric alloy $(\text{Pr}_2\text{O}_3)_x(\text{SiO}_2)_{1-x}$ with an adjustable proportion x of the praseodymium oxide Pr_2O_3 .

Figure 2 shows a section of an embodiment of a semiconductor component 30 according to the invention with a silicon substrate 32 and a mixed oxide layer 34 adjoining same. At an interface 36 between the silicon substrate 32 and the mixed oxide layer 34 the substrate has a (001) surface. The mixed oxide layer is a $(\text{Pr}_2\text{O}_3)_x(\text{SiO}_2)_{1-x}$ layer wherein the coefficient x at the interface 36 is of a value 0.3 and at an interface 38 to an adjacent praseodymium oxide layer (Pr_2O_3) 40 it is of a value 1. A polysilicon layer 42 is arranged above the praseodymium oxide layer 40.

The substrate 32 is not shown in greater detail here in its internal structure. The component 30 which is here also shown only in respect of a section thereof can be for example an MOSFET or a memory element of a DROM memory.

CLAIMS

1. (original) A semiconductor component (30) having a silicon-bearing layer (32) and a praseodymium oxide layer (40), characterized in that arranged between the silicon-bearing layer (32) and the praseodymium oxide layer (40) is a mixed oxide layer (34) containing silicon, praseodymium and oxygen, which is of a layer thickness of less than 5 nanometers.

2. (original) A semiconductor component as set forth in claim 1 wherein the mixed oxide layer (34) is of a layer thickness of a maximum of 3 nanometers.

3. (currently amended) A semiconductor component as set forth in ~~one of the preceding claims~~ claim 1 wherein the mixed oxide (34) is a pseudo-binary, non-stoichiometric silicate or an alloy of the type $(\text{Pr}_2\text{O}_3)_x(\text{SiO}_2)_{1-x}$.

4. (original) A semiconductor component as set forth in claim 3 wherein x increases between the silicon-bearing layer (32) and the praseodymium oxide layer (40).

5. (currently amended) A semiconductor component as set forth in ~~one of the preceding claims~~ claim 1 wherein the silicon-bearing layer (32) comprises doped or undoped silicon-germanium.

6. (currently amended) A semiconductor component as set forth in ~~one of claims 1 through 4~~ claim 1 wherein the silicon-bearing layer comprises doped or undoped silicon.

7. (currently amended) A semiconductor component 30 as set forth in claim 5 ~~or claim 6~~ wherein the silicon-germanium layer or the silicon layer has an (001) orientation at the interface to the mixed oxide layer.

8. *(currently amended)* An MOSFET as set forth in ~~one of the preceding claims~~claim 1.

9. *(currently amended)* A memory cell as set forth in ~~one of claims 1 through 7~~claim 1.

5 10. *(original)* A production process for an electronic component with a step of depositing a praseodymium oxide layer (40) on a silicon-bearing layer (32),

characterized in that prior to said deposit step a step of depositing a mixed oxide layer (34) containing silicon, praseodymium and oxygen is
10 effected at a substrate temperature of less than 700°C.

11. *(original)* A process as set forth in claim 10 wherein the steps of depositing a mixed oxide layer (34) and depositing a praseodymium oxide layer (40) are effected in the form of deposition out of the gaseous phase.

15 12. *(original)* A process as set forth in claim 11 wherein the deposit steps are effected by means of molecular beam deposition.

13. *(original)* A process as set forth in claim 11 wherein the deposit steps are effected by means of chemical vapor phase deposition.

20 14. *(currently amended)* A process as set forth in ~~one of claims 10 through 13~~claim 10 wherein the step of depositing the mixed oxide layer (34) is effected in an oxygen-bearing gas atmosphere.

15. *(currently amended)* A process as set forth in ~~one of claims 10 through 14~~claim 10 wherein the step of depositing the praseodymium oxide layer (40) is effected in an oxygen-bearing gas atmosphere.

25 16. *(currently amended)* A process as set forth in ~~one of claims 10 through 15~~claim 10 wherein the step of depositing the mixed oxide

layer (34) is effected by means of a starting material which contains or consists of praseodymium oxide in the form Pr_6O_{11} .

5 17. *(currently amended)* A process as set forth in ~~one of claims 10 through 16~~ claim 10 wherein the step of depositing the praseodymium oxide layer (40) is effected by means of a starting material containing praseodymium oxide in the form Pr_6O_{11} .

 18. *(currently amended)* A process as set forth in ~~one of claims 10 through 17~~ claim 10 wherein the step of depositing the mixed oxide layer (34) is effected at a temperature of a maximum of 680°C.

10 19. *(currently amended)* A process as set forth in ~~one of claims 12 through 17~~ claim 12 wherein the step of depositing the mixed oxide layer (34) is effected at a temperature of between 600°C and 650°C.

Abstract

~~The invention concerns a~~ semiconductor component having a silicon-bearing layer and a praseodymium oxide layer, wherein arranged between the silicon-bearing layer and the praseodymium oxide layer is a mixed oxide layer containing silicon, praseodymium and oxygen. The layer is of a thickness of a maximum of 5 nanometers. ~~The invention further concerns a~~ production process for such a semiconductor component is also provided. It is possible by means of the mixed oxide layer to improve on the one hand the capacitance of the component in relation to previously known components which contain a silicon oxide intermediate layer. On the other hand a high level of charge carrier mobility is achieved without the necessity for a silicon oxide intermediate layer.